Three-Phase Two-Leg T-Type Converter based Active Power Filter

Samet Biricik  
*European University of Lefke, Via Mersin 10, Turkey, sbiricik@eul.edu.tr*

Hasan Komurcugil  
*Eastern Mediterranean University - Cyprus*

Mohamed Trabelsi  
*Kuwait College of Science and Technology*

Follow this and additional works at: [https://arrow.tudublin.ie/engscheleart](https://arrow.tudublin.ie/engscheleart)

Part of the Electrical and Electronics Commons

**Recommended Citation**


This Conference Paper is brought to you for free and open access by the School of Electrical and Electronic Engineering at ARROW@TU Dublin. It has been accepted for inclusion in Conference papers by an authorized administrator of ARROW@TU Dublin. For more information, please contact arrow.admin@tudublin.ie, aisling.coyne@tudublin.ie, gerard.connolly@tudublin.ie, vera.kilshaw@tudublin.ie.
Three-Phase Two-Leg T-Type Converter based Active Power Filter

Samet Biricik\textsuperscript{1,2}, Hasan Komurcugil\textsuperscript{3}, Mohamed Trabelsi\textsuperscript{4,5}

\textsuperscript{1} Department of Electrical and Electronics Eng., European University of Lefke, Lefke, Northern Cyprus TR-10 Mersin, Turkey
\textsuperscript{2} School of Electrical and Electronic Engineering, Technological University Dublin, Dublin, Ireland
\textsuperscript{3} Department of Computer Engineering, Eastern Mediterranean University, Famagusta, Northern Cyprus TR-10 Mersin, Turkey
\textsuperscript{4} Department of Electronics and Communication Engineering, Kuwait College of Science and Technology, Kuwait
\textsuperscript{5} Department of Electrical and Computer Engineering, Texas A&M University at Qatar, Qatar Foundation, Doha, Qatar

sbiricik@eul.edu.tr, hasan.komurcugil@emu.edu.tr, m.trabelsi@kcst.edu.kw

Abstract—In this work, a three-phase two-leg T-type active power filter topology is investigated when a three-level hysteresis band current modulation technique is applied. The three-phase two-leg T-type configuration which utilizes eight switching devices together split dc link capacitor banks is able to improve the reliability of the system as well as effectively reduces the power losses. The compensation of the current harmonics at each phase are achieved successfully with the control of phase-a and phase-b. Using this technique, the phase-c is directly connected to the midpoint of the split capacitors, which eliminates the necessity of additional control on the phase-c. The performance of the proposed topology and control method is demonstrated through the simulation results.

Keywords—Reduced number of switches, T-Type NPC inverter, APF, Hysteresis current control.

I. INTRODUCTION

The continuous advances in the field of power electronics allow the development of new semiconductor devices that meet the trade-off between high switching frequency and power rating, while being available at reasonable prices. These switching devices offer an interesting techno-economic solution for a better quality of the delivered electrical power. However, this quality could be degraded by the nonlinearity characteristics of the switching devices. Frequency analysis of the voltage and current waveforms reveals the presence of harmonic components. Several solutions have been proposed to solve the problem of harmonic pollution in electrical distribution networks. Active power filter (APF) is considered as the most common solution for harmonics conditioning (elimination), due to their capabilities of filtering out both higher and lower order harmonics [1]. An active power filter is mainly an inverter whose role is the reproduction of harmonic components identical to those to be eliminated, but in opposition of phase [2].

It is well known that the number of semiconductor switches such as IGBTs or MOSFETs and associated driver circuits increase the cost and size of the power electronic interfaces. Due to this fact, the number of semiconductor switch reduction has been first proposed on the motor drive and electrical vehicle applications. Two-leg three-phase converter topologies are controlled as two-level inverters to obtain three phase voltages by controlling switches at the two legs. The main reason behind this idea is the cost and size of the topology. Therefore, the reduction of the number of drivers is the focus of several research works. Initially, the reduction of the switches and drivers was achieved on the single-phase and three-phase conventional inverters [3], [4]. Multi-level inverters offer advantages such as low electromagnetic interference level, low filter requirement, low losses, allowing ordinary semiconductor switches to be used in higher voltage level applications and to access higher power level. As a result, three-level inverters are often preferred for medium and high-power applications. Therefore, the use of multilevel inverters (MLI) is considered as a hot topic in the power electronics industry due to the above-mentioned advantages over conventional inverters [5]. Different MLI topologies such as Neutral Point Clamped [6], Flying capacitor [7], Packed U-Cell [8], and Cascaded H-Bridge inverters [9] have been reported in the literature for different applications. The T-type inverter, is a new multilevel inverter topology, has been applied for many applications such
as induction machine drives [4] and grid-connected inverters [10].

To the best of authors’ knowledge, there is very limited studies on the use of three phases three-leg T-type for active power filter (APF) applications and no any reported paper related with two-leg T-type APF application. In [11], a method is proposed for the dc-link voltage balancing for the three-leg T-type APF. In [12], the most popular reference current extraction techniques such as fast Fourier transform, instantaneous reactive power technique and synchronous reference frame technique have been applied on the three-leg T-type APF converter to investigate their performances on the controller side.

In this paper, two-leg T-type three-phase APF topology is investigated, and three-level hysteresis band modulation strategy is employed. Moreover, dc-link voltage balancing method is adopted for balancing the voltage imbalance existing in the capacitor voltages [13].

II. CONTROL STRATEGY

A. Determination of Filter Current Reference and Compensation of Imbalance in dc-link Capacitors

The main aim of an APF is to compensate the undesired harmonics existing in the source current. The load current in any non-linear load group consists of fundamental and high frequency harmonic components given by:

\[
i(t) = i_L(t) + i_{H}(t)
\]  

(1)

where \(i_L(t)\) is the load current, \(i_L(t)\) is the fundamental component at 50 Hz, and \(i_{H}(t)\) is the high frequency harmonic component. Generally, the APF is run in the consumer power plant as a current source which connects directly to the distribution board. The main aim of the APF is to generate a compensating current, \(i_c(t)\), which has the same magnitude with the drawn harmonic current components of the load but in opposite phase, i.e., \(i_c(t) = -i_{H}(t)\). This action forces the source current to be sinusoidal as given by \(i_c(t) = i_{L1}(t)\sin(\omega t)\).

A very large number of current harmonic distortion techniques have been developed and proposed in the literature [14]. In this study, self-tuning filter (STF) method is preferred to use for the detection of harmonic components. The STF algorithm has been found quite effective for the extraction of harmonics in the control of conventional two-level APF [15], [16].

In order to determine the reference for \(i_{L1}(t)\), the measured load current \(i_L(t)\) waveforms are converted into the two-phase system by using the following Clarke conversion:

\[
\begin{bmatrix}
i_{L1}(t) \\
i_{L2}(t)
\end{bmatrix} = \sqrt{2} \begin{bmatrix} 1 & -1/2 & -1/2 \\ \sqrt{3}/2 & 0 & -\sqrt{3}/2
\end{bmatrix} \begin{bmatrix}
i_{L1}(t) \\
i_{L2}(t) \\
i_{L3}(t)
\end{bmatrix}
\]

(2)

Then, the load current at the two phase coordinate system is processed through the STF. In [17], the transfer function of the STF is obtained by integration of the synchronous reference frame and it is defined as:

\[
H(s) = \frac{V_{xy}(s)}{U_{xy}(s)} = \frac{s+j\omega}{s^2+j\omega^2}
\]

where

\[
V_{xy}(t) = e^{j\omega t} \int U_{xy}(t)e^{-j\omega t} dt
\]

(4)

In this study, the obtained two-phase load currents in (2) is processed as follows:

\[
i_{L1}(s) = \frac{1}{s}[i_{L1}(s) - i_{L2}(s)] - \omega i_{L2}(s)
\]

(5)

\[
i_{L2}(s) = \frac{1}{s}[i_{L2}(s) - i_{L1}(s)] + \omega i_{L1}(s)
\]

(6)

The obtained fundamental \((i_{L1}, i_{L2})\) reference load currents at two-phase coordinate system can be re-converted to the three-phase coordinate system as follows:

\[
\begin{bmatrix}
i_{L1}(t) \\
i_{L2}(t) \\
i_{L3}(t)
\end{bmatrix} = \sqrt{2} \begin{bmatrix} 0 & 1 & -1/2 \\ \sqrt{3}/2 & -\sqrt{3}/2 & 0
\end{bmatrix} \begin{bmatrix}
i_{L1}(t) \\
i_{L2}(t) \\
i_{L3}(t)
\end{bmatrix}
\]

(7)

It is important to mention that the obtained reference signals \((i_{L1}, i_{L2}, i_{L3})\) cannot be used directly to drive the converter. Because there is need to determine converter active losses by using a proportional-integral (PI) algorithm. For this, the reference source current amplitude can be obtained by using a PI algorithm as:

\[
I_s = k_p \left( v_c - [v_{c1} + v_{c2}] \right) + k_i \int (v_c - [v_{c1} + v_{c2}]) dt
\]

(8)

where \(k_p\) and \(k_i\) are the proportional and integral gains of the dc-link PI regulator, respectively. The summation of measured voltages on the split capacitors is equal to the inverter dc-link voltage. Therefore, the measured voltages on the capacitors are summed to obtain total dc-link voltage, i.e., \((v_c = v_{c1} + v_{c2})\).

Then, the amplitude of each reference load currents \((i_{L1}, i_{L2}, i_{L3})\) can be calculated by using peak detector, and then divided by the determined reference signal for phase-a and phase-b as follows:

\[
i_{Lk}^{*}(t) = \frac{i_{Lk}(t)}{i_{Lk}^{*}}, \quad k = a, b
\]

(9)
The parameters of phase-c can be ignored since there is no need to control phase-c in the studied topology. By this, \( i_{ta}^* (t) \) & \( i_{tb}^* (t) \) are determined as unity sine function which is varying between +1 and -1. Finally, the reference currents are calculated by multiplying (8) with (9) as follows

\[
i_{ck} = I_{s}i_{Lck}^* (t), \quad k = a, b
\] (10)

As well known that PI regulator forces the summation of capacitor voltages (\( v_{c1} \) and \( v_{c2} \)) to follow pre-settled dc constant value during the harmonic current injection to the load bus. As mentioned in [13] that there exists an imbalance on the split capacitor’s voltages which is one of the drawbacks of the multilevel inverter topology. The main reason behind this voltage difference is due to system’s initial conditions. The second reason is due to the existence of small difference between the split capacitor values (\( C_1 \approx C_2 \)) due to the practical reasons. As presented in [13], this imbalance voltage levels can be eliminated by adding the following voltage difference into the control equations:

\[
(v_{ce} = v_{c1} - v_{c2})
\] (11)

For this, the obtained voltage difference between the capacitors first should multiplied with a gain (\( \delta \)) and then summed with \( i_{ca}^* \) and \( i_{cb}^* \) as follows

\[
i_{ca}^* = i_{ca}^* + \delta v_{ce} \\
i_{cb}^* = i_{cb}^* + \delta v_{ce}
\] (12)

where \( \delta < 0 \). Finally, the corresponding compensating filter current error is generated by subtracting the measured filter currents from the reference current in (12) as follows

\[
\Delta i_{ca} = i_{ca}^* - i_{ca} \\
\Delta i_{cb} = i_{cb}^* - i_{cb}
\] (13)

The switching signals are generated by using the three-level hysteresis current control described in the next sub-section.

**B. Three-Level Hysteresis Current-Control**

As reported in the literature that conventional single-band or double-band hysteresis current control (HCC) methods cause high switching frequency with high switching losses.

In order to solve this issue three-level hysteresis current control method is used in this study to drive the proposed T-type based APF converter.
Operational principle of three-level HCC is presented in Fig. 2 where \( h \) denotes the hysteresis band. The detailed analysis of three-level HCC can be found in [13] which is applied to half bridge three-phase APF. The proposed control method is presented in Fig. 3.

### III. SIMULATION RESULTS

The studied system is modelled and simulated in MATLAB/Simulink environment to verify the performance of the proposed techniques. In this model, three-phase phase-to-phase source voltage is assumed to be 90V. The full bridge rectifier supplied RC loads (Load 1 and Load 2) are used as nonlinear loads. The system and control parameters used in this study are given in the Table I. The total harmonic distortion (THD) of load current is computed to be 30.90% with the first load and 28.28% under full load condition (load 1 and load 2). The current feeding both loads is presented in Fig. 4. The generated and injected compensating filter current is presented in Fig. 5.

#### Table I: Parameters of the Simulated System

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Quantity</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( v_s, f )</td>
<td>Phase to Phase Volt. &amp; Freq.</td>
<td>90 V, 50 Hz</td>
</tr>
<tr>
<td>( L_c )</td>
<td>Converter Filter Impedance</td>
<td>2mH</td>
</tr>
<tr>
<td>( Z_L )</td>
<td>Load Impedance</td>
<td>1 m( \Omega ), 0.5 mH</td>
</tr>
<tr>
<td>Load 1</td>
<td>Non-Linear Load Res. and Ind.</td>
<td>15 ( \Omega ), 20 ( \mu )f</td>
</tr>
<tr>
<td>Load 2</td>
<td>Non-Linear Load Res. and Ind.</td>
<td>30 ( \Omega ), 20 ( \mu )f</td>
</tr>
<tr>
<td>( C_1, C_2 )</td>
<td>APF dc Capacitors</td>
<td>5000 ( \mu )f</td>
</tr>
<tr>
<td>( u_c^* )</td>
<td>dc-Link reference voltage</td>
<td>250 V</td>
</tr>
<tr>
<td>( K_p, K_i )</td>
<td>Proportional &amp; Integral Gain</td>
<td>1.2 &amp; 20</td>
</tr>
<tr>
<td>( h, -h )</td>
<td>Hysteresis band</td>
<td>0.1 / -0.1</td>
</tr>
<tr>
<td>( \gamma )</td>
<td>STF Gain</td>
<td>50</td>
</tr>
<tr>
<td>( \delta )</td>
<td>dc-link imbalance gain</td>
<td>-0.15</td>
</tr>
</tbody>
</table>
Finally, the three-phase source current waveforms obtained under these loads are given in Fig. 6. The THD of the source currents are reduced from 28.90% to around 1.60%. As discussed earlier, there is a need to determine the inverter losses and balance the split capacitor voltages.

Therefore, the capacitor ($C_1$ and $C_2$) voltages at the dc-link are first measured and then processed by a PI algorithm. As can be seen in Figs.7 the voltage unbalance on the capacitors is eliminated successfully. More importantly, dc-link voltage is kept at the constant voltage $V_c^*$ level which is 250 V as presented in Fig.8. The obtained multi-level phase to ground inverter steady-state output voltages are also presented in Fig. 9.

![Fig. 6. Source current waveforms, $i_c$.](image)

![Fig. 7. Voltage profile across the upper and lower capacitors ($v_{c1}$ and $v_{c2}$).](image)

![Fig. 8. Voltage profile across the dc-link, $v_c$.](image)

![Fig. 9. Steady-state responses of inverter output phase to ground voltage waveforms $v_{inv}$ at (a) phase-a ($V_{inv-a}$), (b) phase-b ($V_{inv-b}$), (c) phase-c ($V_{inv-c}$).](image)

**IV. CONCLUSIONS**

In this study, a two-leg three-phase T-type inverter topology is investigated for active power filter applications. A self-tuning filter technique is used to generate reference load current. Moreover, capacitor voltage balancing strategy is proposed. In order to reduce the switching frequency, three-level hysteresis band controller is proposed. The performance of the studied system is investigated by simulation study during steady-state and varying load conditions. The presented results show that the harmonic distortions are eliminated successfully with the proposed topology and control method.
REFERENCES


